

U.S. Patent Application Serial No.: 09/899,267
Amendment Under 37 C.F.R. §1.111 dated June 25, 2004
Response to the Office Action of March 26, 2004

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim1 (Currently Amended): A semiconductor memory comprising:

a floating gate electrode;

a first source/drain region having a diode structure employed for controlling the potential of said floating gate electrode; and

a second source/drain region formed to hold a channel region between said first source/drain region and said second source/drain region,

wherein said first source/drain region includes:

a second conductivity type first impurity region formed on a first layer consisting of a first conductivity type semiconductor; and

a first conductivity type second impurity region formed inside said first impurity region.

Claim 2 (Previously Presented): The semiconductor memory according to claim 1, wherein

a negative voltage is applied to said first source/drain region for erasing.

U.S. Patent Application Serial No.: 09/899,267
Amendment Under 37 C.F.R. §1.111 dated June 25, 2004
Response to the Office Action of March 26, 2004

Claim 3 (Currently Amended): The semiconductor memory according to claim 1,
wherein
~~said first source/drain region includes:~~
~~a second conductivity type first impurity region formed on a first layer consisting of a~~
~~first conductivity type semiconductor, and~~
~~a first conductivity type second impurity region formed inside said first impurity region,~~
and
said first impurity region is formed on the overall region between said first layer and said
second impurity region.

Claim 4 (Original): The semiconductor memory according to claim 3, wherein
said second impurity region includes:
a first conductivity type third impurity region formed on said first layer to be in contact
with said first impurity region, and
a fourth impurity region formed by a first conductivity type semiconductor film
embedded in said third impurity region.

Claim 5 (Previously Presented): The semiconductor memory according to claim 3,
wherein
said second impurity region is capacitively coupled with said floating gate electrode
through a first insulator film.

Claim 6 (Original): The semiconductor memory according to claim 5, further comprising:

a control gate electrode formed on said channel region through a gate insulator film,
a semiconductor region formed between said control gate electrode and said floating gate electrode,

a first tunnel insulator film formed between said semiconductor region and said control gate electrode, and

a second tunnel insulator film formed between said semiconductor region and said floating gate electrode,

for writing data by injecting hot carriers into said floating gate electrode from said control gate electrode through said first tunnel insulator film, said semiconductor region and said second tunnel insulator film.

Claim 7 (Original): The semiconductor memory according to claim 6, wherein
the area of said first insulator film located between said second impurity region and said floating gate electrode is larger than the area of said second tunnel insulator film located between said semiconductor region and said floating gate electrode.

Claim 8 (Original): The semiconductor memory according to claim 7, wherein
a voltage applied to said second impurity region is transmitted to said floating gate electrode through electrostatic coupling between said second impurity region and said floating gate electrode so that a transistor having said floating gate electrode as the gate enters an ON state and the potential of said semiconductor region reaches a level substantially identical to the potential of said second impurity region.

U.S. Patent Application Serial No.: 09/899,267
Amendment Under 37 C.F.R. §1.111 dated June 25, 2004
Response to the Office Action of March 26, 2004

Claim 9 (Original): The semiconductor memory according to claim 6, wherein
said semiconductor region has a second conductivity type.

Claim 10 (Original): The semiconductor memory according to claim 6, wherein
the width of said semiconductor region is set substantially not more than the mean free
path of carriers, transmitted through the barrier of said first tunnel insulator film between said
control gate electrode and said semiconductor region, having energy necessary for tunneling
through the barrier of said second tunnel insulator film.

Claim 11 (Original): The semiconductor memory according to claim 5, further
comprising:
a control gate electrode formed on said channel region through a gate insulator film, and
a tunnel insulator film formed between said control gate electrode and said floating gate
electrode,
for writing data by injecting hot carriers from said channel region into said floating gate
electrode.

Claim 12 (Original): The semiconductor memory according to claim 1, further
comprising:
a control gate electrode formed on said channel region through a gate insulator film, and
a tunnel insulator film formed between said control gate electrode and said floating gate
electrode, wherein

U.S. Patent Application Serial No.: 09/899,267
Amendment Under 37 C.F.R. §1.111 dated June 25, 2004
Response to the Office Action of March 26, 2004

the thickness of said gate insulator film located under said control gate electrode is smaller than the thickness of said tunnel insulator film located between said control gate electrode and said floating gate electrode.

Claim 13 (Original): The semiconductor memory according to claim 12, wherein the thickness of said gate insulator film located under said control gate electrode is not more than half the thickness of said tunnel insulator film located between said control gate electrode and said floating gate electrode.

Claim 14 (Original): A semiconductor device comprising:
a first source/drain region and a second source/drain region formed on a first layer consisting of a first conductivity type semiconductor to hold a channel region therebetween; and
a gate electrode formed on said channel region, wherein
either said first source/drain region or said second source/drain region has a diode structure.

Claim 15 (Original): The semiconductor device according to claim 14, wherein said first or second source/drain region having a diode structure includes:
a second conductivity type first impurity region formed on said first layer consisting of said first conductivity type semiconductor, and
a first conductivity type second impurity region formed inside said first impurity region,
and
said first impurity region is formed on the overall region between said first layer and said second impurity region.